

PCA9517 Level translating I²C-bus repeater Rev. 02 — 15 June 2006

Product data sheet

1. General description

The PCA9517 is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I²C-bus or SMBus applications. While retaining all the operating modes and features of the I²C-bus system during the level shifts, it also permits extension of the I²C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9517 enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are over voltage tolerant and are high-impedance when the PCA9517 is unpowered.

The 2.7 V to 5.5 V bus B side drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus A side drivers drive more current and eliminate the static offset voltage. This results in a LOW on the B side translating into a nearly 0 V LOW on the A side which accommodates smaller voltage swings of lower voltage logic.

The static offset design of the B side PCA9517 I/O drivers prevent them from being connected to another device that has rise time accelerator including the PCA9510, PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517 (B side), or PCA9518. The A side of two or more PCA9517s can be connected together, however, to allow a star topography with the A side on the common bus, and the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PCA9517s can be connected in series, A side to B side, with no build-up in offset voltage with only time of flight delays to consider.

The PCA9517 drivers are not enabled unless V_{CCA} is above 0.8 V and V_{CC} is above 2.5 V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle.

The output pull-down on the B side internal buffer LOW is set for approximately 0.5 V, while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the B side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the A side drives a hard LOW and the input level is set at $0.3V_{CCA}$ to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.

2. Features

- 2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of the device
- Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
- Footprint and functional replacement for PCA9515/15A
- I²C-bus and SMBus compatible



- Active HIGH repeater enable input
- Open-drain input/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard mode and Fast mode I²C-bus devices and multiple masters
- Powered-off high-impedance I²C-bus pins
- A side operating supply voltage range of 0.9 V to 5.5 V
- B side operating supply voltage range of 2.7 V to 5.5 V
- 5 V tolerant I²C-bus and enable pins
- 0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater).
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: SO8 and TSSOP8

3. Ordering information

Table 1:Ordering information

 $T_{amb} = -40 \circ C$ to $+85 \circ C$

Type number	Topside	Package		
	mark	Name	Description	Version
PCA9517D	PCA9517	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1
PCA9517DP	9517	TSSOP8 ^[1]	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1

[1] Also known as MSOP8

4. Functional diagram



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2:	Pin description	
Symbol	Pin	Description
V _{CCA}	1	A side supply voltage (0.9 V to 5.5 V)
SCLA	2	serial clock A side bus
SDAA	3	serial data A side bus
GND	4	supply ground (0 V)
EN	5	active HIGH repeater enable input
SDAB	6	serial data B side bus
SCLB	7	serial clock B side bus
V _{CCB}	8	B side supply voltage (2.7 V to 5.5 V)

6. Functional description

Refer to Figure 1 "Functional diagram of PCA9517".

The PCA9517 enables I²C-bus or SMBus translation down to V_{CCA} as low as 0.9 V without degradation of system performance. The PCA9517 contains two bidirectional open-drain buffers specifically designed to support up-translation/down-translation between the low voltage (as low as 0.9 V) and a 3.3 V or 5 V I²C-bus or SMBus. All inputs and I/Os are overvoltage tolerant to 5.5 V even when the device is unpowered (V_{CCB} and/or V_{CCA} = 0 V). The PCA9517 includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2.5 V and the V_{CCA} is above 0.8 V. V_{CCB} and V_{CCA} can be applied in any sequence at power-up. After power-up and with the enable (EN) HIGH, a LOW level on the A side (below $0.3V_{CCA}$) turns the corresponding B side driver (either SDA or SCL) on and drives the B side down to about 0.5 V. When the A side rises above 0.3V_{CCA} the B side pull-down driver is turned off and the external pull-up resistor pulls the pin HIGH. When the B side falls first and goes below 0.3V_{CCB} the A side driver is turned on and the A side pulls down to 0 V. The B side pull-down is not enabled unless the B side voltage goes below 0.4 V. If the B side low voltage does not go below 0.5 V, the A side driver will turn off when the B side voltage is above 0.7V_{CCB}. If the B side low voltage goes below 0.4 V, the B side pull-down driver is enabled and the B side will only be able to rise to 0.5 V until the A side rises above 0.3V_{CCA}, then the B side will continue

to rise being pulled up by the external pull-up resistor. The V_{CCA} is only used to provide the $0.3V_{CCA}$ reference to the A side input comparators and for the power good detect circuit. The PCA9517 logic and all I/Os are powered by the V_{CCB} pin.

6.1 Enable

The EN pin is active HIGH with an internal pull-up to V_{CCB} and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during an I²C-bus operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I²C-bus parts being enabled.

The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

6.2 I²C-bus systems

As with the standard I²C-bus system, pull-up resistors are required to provide the logic HIGH levels on the buffered bus (standard open-collector configuration of the I²C-bus). The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. This part designed to work with Standard mode and Fast mode I²C-bus devices in addition to SMBus devices. Standard mode I²C-bus devices only specify 3 mA output drive; this limits the termination current to 3 mA in a generic I²C-bus system where Standard mode devices and multiple masters are possible. Under certain conditions higher termination currents can be used.

Please see Application Note *AN255, I²C/SMBus Repeaters, Hubs and Expanders* for additional information on sizing resistors and precautions when using more than one PCA9517 in a system or using the PCA9517 in conjunction with other bus buffers.

7. Application design-in information

A typical application is shown in Figure 4. In this example, the system master is running on a 3.3 V I^2 C-bus while the slave is connected to a 1.2 V bus. Both buses run at 400 kHz. Master devices can be placed on either bus.



The PCA9517 is 5 V tolerant, so it does not require any additional circuitry to translate between 0.9 V to 5.5 V bus voltages and 2.7 V to 5.5 V bus voltages.

When the A side of the PCA9517 is pulled LOW by a driver on the I²C-bus, a comparator detects the falling edge when it goes below $0.3V_{CCA}$ and causes the internal driver on the B side to turn on, causing the B side to pull down to about 0.5 V. When the B side of the PCA9517 falls, first a CMOS hysteresis type input detects the falling edge and causes the internal driver on the A side to turn on and pull the A side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 7 and Figure 8. If the bus master in Figure 4 were to write to the slave through the PCA9517, waveforms shown in Figure 7 would be observed on the A bus. This looks like a normal I²C-bus transmission except that the HIGH level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B bus side of the PCA9517, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the PCA9517. After the 8th clock pulse, the data line will be pulled to the V_{OL} of the slave device which is very close to ground in this example. At the end of the acknowledge, the level rises only to the LOW level set by the driver in the PCA9517 for a short delay while the A bus side rises above $0.3V_{CCA}$ then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the B bus side at the input of the PCA9517 (V_{IL}) be at or below 0.4 V to be recognized by the PCA9517 and then transmitted to the A bus side.

Multiple PCA9517 A sides can be connected in a star configuration (Figure 5), allowing all nodes to communicate with each other.

Multiple PCA9517s can be connected in series (Figure 6) as long as the A side is connected to the B side. I²C-bus slave devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.

9397 750 14918

PCA9517

Level translating l²C-bus repeater





Level translating I²C-bus repeater





8. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCB}	supply voltage, B side bus	2.7 V to 5.5 V	-0.5	+7	V
V _{CCA}	supply voltage, A side bus	adjustable	-0.5	+7	V
V _{bus}	voltage on I ² C-bus B side, or enable (EN)		-0.5	+7	V
I	DC current	any pin	-	50	mA
P _{tot}	total power dissipation		-	100	mW
T _{stg}	storage temperature		-55	+125	°C
T _{amb}	ambient temperature	operating in free air	-40	+85	°C
Tj	junction temperature		-	+125	°C

9. Static characteristics

Table 4: Static characteristics

 $V_{CC} = 2.7 V$ to 5.5 V; GND = 0 V; $T_{amb} = -40 \circ C$ to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplies							
V _{CCB}	supply voltage, B side bus			2.7	-	5.5	V
V _{CCA}	supply voltage, A side bus		[1]	0.9	-	5.5	V
I _{CC(VCCA)}	supply current on pin V_{CCA}			-	-	1	mA
I _{CCH}	HIGH-state supply current	both channels HIGH; $V_{CC} = 5.5 V$; SDAn = SCLn = V_{CC}		-	1.5	5	mA
	LOW-state supply current	both channels LOW; $V_{CC} = 5.5 V$; one SDA and one SCL = GND; other SDA and SCL open		-	1.5	5	mA
I _{CCAc}	quiescent supply current in contention	$V_{CC} = 5.5 V;$ SDAn = SCLn = V_{CC}		-	1.5	5	mA
Input and	output SDAB and SCLB						
V _{IH}	HIGH-level input voltage			$0.7V_{CCB}$	-	5.5	V
V _{IL}	LOW-level input voltage		[2]	-0.5	-	+0.3V _{CCB}	V
V _{ILc}	LOW-level input voltage contention			-0.5	0.4	-	V
V _{IK}	input clamping voltage	I _I = -18 mA		-	-	-1.2	V
I _{LI}	input leakage current	V ₁ = 3.6 V		-	-	±1	μA
IIL	LOW-level input current	SDA, SCL; $V_I = 0.2 V$		-	-	10	μA
V _{OL}	LOW-level output voltage	$I_{OL} = 100 \ \mu A \text{ or } 6 \ m A$		0.47	0.52	0.6	V
$V_{OL} - V_{ILc}$	LOW-level input voltage below output LOW-level voltage	guaranteed by design		-	-	70	mV
I _{LOH}	HIGH-level output leakage current	V _O = 3.6 V		-	-	10	μΑ
C _{io}	input/output capacitance	$V_{I} = 3 V \text{ or } 0 V; V_{CC} = 3.3 V$		-	6	7	pF
		$V_{I} = 3 V \text{ or } 0 V; V_{CC} = 0 V$		-	6	7	pF
Input and	output SDAA and SCLA						
V _{IH}	HIGH-level input voltage			$0.7V_{CCA}$	-	5.5	V
V _{IL}	LOW-level input voltage			-0.5	-	+0.3V _{CCA}	V
V _{IK}	input clamping voltage	I _I = -18 mA		-	-	-1.2	V
I _{LI}	input leakage current	V ₁ = 3.6 V		-	-	±1	μA
IIL	LOW-level input current	SDA, SCL; $V_I = 0.2 V$		-	-	10	μA
V _{OL}	LOW-level output voltage	I _{OL} = 6 mA		-	0.1	0.2	V
I _{LOH}	HIGH-level output leakage current	V _O = 3.6 V		-	-	10	μA
Cio	input/output capacitance	V_{I} = 3 V or 0 V; V_{CC} = 3.3 V		-	6	7	pF
		$V_{I} = 3 V \text{ or } 0 V; V_{CC} = 0 V$		-	6	7	pF

Table 4: Static characteristics ... continued

 V_{CC} = 2.7 V to 5.5 V; GND = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Enable						
V _{IL}	LOW-level input voltage		-0.5	-	$+0.3V_{CCB}$	V
V _{IH}	HIGH-level input voltage		$0.7V_{CCB}$	-	5.5	V
I _{IL(EN)}	LOW-level input current on pin EN	$V_{I} = 0.2$ V, EN; $V_{CC} = 3.6$ V	-	-10	-30	μA
I _{LI}	input leakage current		-1	-	+1	μΑ
Ci	input capacitance	$V_{I} = 3.0 \text{ V or } 0 \text{ V}$	-	6	7	pF

[1] LOW-level supply voltage.

[2] V_{IL} specification is for the first LOW level seen by the SDAB/SCLB lines. V_{ILc} is for the second and subsequent LOW levels seen by the SDAB/SCLB lines.

10. Dynamic characteristics

Table 5:Dynamic characteristics

 $V_{CC} = 2.7 \text{ V}$ to 5.5 V; GND = 0 V; $T_{amb} = -40 \text{ °C}$ to +85 °C; unless otherwise specified. [1] [2]

Symbol	Parameter	Conditions		Min	Typ <mark>[3]</mark>	Max	Unit
t _{PLH}	LOW-to-HIGH propagation delay	B side to A side; Figure 11	[4]	100	170	250	ns
t _{PHL}	HIGH-to-LOW propagation delay	B side to A side; Figure 9					
		$V_{CCA} \le 2.7 V$	[5]	30	80	110	ns
		$V_{CCA} \ge 3 V$		10	66	300	ns
t _{t(LH)}	LOW-to-HIGH transition time	A side; Figure 10		10	20	30	ns
t _{t(HL)}	HIGH-to-LOW transition time	A side; Figure 10					
		$V_{CCA} \le 2.7 \text{ V}$	[5]	1	77	105	ns
		$V_{CCA} \ge 3 V$		20	70	175	ns
t _{PLH}	LOW-to-HIGH propagation delay	A side to B side; Figure 10	[6]	25	53	110	ns
t _{PHL}	HIGH-to-LOW propagation delay	A side to B side; Figure 10	[6]	60	79	230	ns
t _{t(LH)}	LOW-to-HIGH transition time	B side; Figure 9		120	140	170	ns
t _{t(HL)}	HIGH-to-LOW transition time	B side; Figure 9		30	48	90	ns
t _{su}	setup time	EN HIGH before START condition	[7]	100	-	-	ns
t _h	hold time	EN HIGH after STOP condition	[7]	100	-	-	ns

[1] Times are specified with loads of 1.35 kΩ pull-up resistance and 57 pF load capacitance on the B side, and 167 Ω pull-up resistance and 57 pF load capacitance on the A side. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

[2] Pull-up voltages are V_{CCA} on the A side and V_{CCB} on the B side.

[3] Typical values were measured with V_{CCA} = 3.3 V at T_{amb} = 25 °C, unless otherwise noted.

- [4] The t_{PLH} delay data from B side to A side is measured at 0.5 V on the B side to $0.5V_{CCA}$ on the A side when V_{CCA} is less than 2 V, and 1.5 V on the A side if V_{CCA} is greater than 2 V.
- [5] Typical value measured with V_{CCA} = 2.7 V at T_{amb} = 25 °C.
- [6] The proportional delay data from A side to B side is measured at 0.3V_{CCA} on the A side to 1.5 V on the B side.
- [7] The enable pin, EN, should only change state when the global bus and the repeater port are in an idle state.

PCA9517

Level translating I²C-bus repeater

10.1 AC waveforms



11. Test information



Level translating I²C-bus repeater

PCA9517

12. Package outline



Fig 13. Package outline SOT96-1 (SO8)



Fig 14. Package outline SOT505-1 (TSSOP8)

13. Soldering

13.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;

9397 750 14918

- smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 $^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^{\circ}$ C and 320 $^{\circ}$ C.

13.5 Package related soldering information

Table 6:	Suitability of sur	face mount IC packag	ges for wave and	reflow soldering methods
----------	--------------------	----------------------	------------------	--------------------------

Package [1]	Soldering method		
	Wave	Reflow ^[2]	
BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, VFBGA, XSON	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable 4	suitable	
PLCC ^[5] , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended [5] [6]	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended [7]	suitable	
CWQCCNL ^[8] , PMFP ^[9] , WQCCNL ^[8]	not suitable	not suitable	

 For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

- [2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.
- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.

- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

14. Abbreviations

Table 7:	Abbreviations
Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Silicon
ESD	ElectroStatic Discharge
HBM	Human Body Model
I ² C-bus	Inter Integrated Circuit bus
MM	Machine Model
SMBus	System Management Bus

15. Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
PCA9517_2	20060615	Product data sheet	-	9397 750 14918	PCA9517_1
PCA9517_2 Modifications:	20060615 The formation Section 2 " Table 2 "Pi Table 3 "Lin Table 4 "St – change – under s symbol – added (– change – values 1 – change – values 1 – change – under s descrip – remove SDAA a – under s descrip – Table n – under s descrip – Table n – under s descrip	Product data sheet of this data sheet has be a standard of Philips Sen Features", 11th bullet re n description": changed miting values": changed atic characteristics": d description line below ubsection "Supplies": changed interpret to "I _{CCL} " new) Table note 1 and it d maximum value for V _C for I _{CCAH} , I _{CCBH} , I _{CCAc} up d "V _{CC} = 3.6 V" to "V _{CC} = ubsection "Input and out tion of symbol I _{IL} ; changed d reference to Table note and SCLA" ubsection "Input and out tion of symbol I _{IL} ; changed tion of symbol I _{IL} ; changed to SCLA" ubsection "Enable", changed to t _{TLH} changed to t _{t(LH)} t _{TLH} changed to t _{t(LL)} t _{SET} changed to t _{su} tuou o changed to t	- een redesigned to coniconductors. -written description of pin V _C descriptions of symb title from "V _{CC} = 2.7 " anged descriptions of s reference at V _{CCA} _{CB} from 3.6 V to 5.5 " dated = 5.5 V" under Condi put SDAB and SCLE ed symbol I _{OH} to I _{LOH} <u>2</u> (old Note 1) from put SDAA and SCLA ed symbol I _{OH} to I _{LOH} CLX" to "SDAB/SCLE nged symbol I _{IL} to I _{IL}	9397 750 14918 omply with the new p _{CB} from "2.7 V to 3.6 ols V _{CCB} , V _{CCA} V to 3.6 V" to "V _{CC} = of symbols V _{CCB} , V _C V tions for I _{CCH} , I _{CCL} a 3": changed symbol and modified its de V _{IL} under sub-section (2 places) (EN); changed Typ an	PCA9517_1 presentation and 5 V'' to "2.7 V to 5.5 V" = 2.7 V to 5.5 V" accA, I _{CC} , I _{CCH} ; changed and I _{CCAc} parameters "I ₁ " to "I _L "; changed escription. on "Input and output "I ₁ " to "I _L "; changed escription. and Max values to
	• Figure 9 ar	nd <u>Figure 10</u> : changed "3	3.3 V" to "3.0 V"		
PCA9517 1	20041005	Product data sheet	-	9397 750 13252	-

16. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

20. Contact information

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners. I²C-bus — logo is a trademark of Koninklijke Philips Electronics N.V.

For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

PCA9517

Level translating I²C-bus repeater

21. Contents

1	General description 1
2	Features 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 3
6.1	Enable 4
6.2	I ² C-bus systems 4
7	Application design-in information 5
8	Limiting values 7
9	Static characteristics 8
10	Dynamic characteristics
10.1	AC waveforms
11	Test information 10
12	Package outline 11
13	Soldering 13
13.1	Introduction to soldering surface mount
	packages 13
13.2	Reflow soldering 13
13.3	Wave soldering 13
13.4	Manual soldering 14
13.5	Package related soldering information 14
14	Abbreviations 15
15	Revision history 16
16	Data sheet status 17
17	Definitions 17
18	Disclaimers 17
19	Trademarks 17
20	Contact information 17

© Koninklijke Philips Electronics N.V. 2006

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 15 June 2006 Document number: 9397 750 14918

