

 $256 \times 8$ -bit CMOS EEPROM with I<sup>2</sup>C-bus interface

Rev. 03 — 06 October 2003

**Product data** 

# 1. Description

The PCF8582C-2 is a floating gate Electrically Erasable Programmable Read Only Memory (EEPROM) with 2 kbits ( $256 \times 8$ -bit) non-volatile storage. By using an internal redundant storage code, it is fault tolerant to single bit errors. This feature dramatically increases the reliability compared to conventional EEPROMs. Power consumption is low due to the full CMOS technology used. The programming voltage is generated on-chip, using a voltage multiplier.

Data bytes are received and transmitted via the serial I<sup>2</sup>C-bus. Up to eight PCF8582C-2 devices may be connected to the I<sup>2</sup>C-bus. Chip select is accomplished by three address inputs (A0, A1 and A2).

Timing of the E/W cycle is carried out internally, thus no external components are required. Programming Time Control (PTC), Pin 7, must be connected to either  $V_{DD}$  or left open-circuit. There is an option of using an external clock for timing the length of an E/W cycle.

### 2. Features

- Low power CMOS:
  - 2.0 mA maximum operating current
  - maximum standby current 10 μA (at 6.0 V), typical 4 μA
- Non-volatile storage of 2 kbits organized as  $256 \times 8$ -bit
- Single supply with full operation down to 2.5 V
- On-chip voltage multiplier
- Serial input/output I<sup>2</sup>C-bus
- Write operations:
  - byte write mode
  - 8-byte page write mode (minimizes total write time per byte)
- Read operations:
  - sequential read
  - random read
- Internal timer for writing (no external components)
- Internal power-on reset
- 0 to 100 kHz clock frequency
- High reliability by using a redundant storage code
- Endurance: 1,000,000 Erase/Write (E/W) cycles at T<sub>amb</sub> = 22 °C
- 10 years non-volatile data retention time





### 256 $\times$ 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

- Pin and address compatible to: PCF8570, PCF8571, PCF8572, PCA8581 and PCF85102
- Pin compatible with a different address to PCF85103
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Offered in DIP8 and SO8 packages.

## 3. Quick reference data

Table 1: Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		2.5	-	6.0	V
I <sub>DDR</sub>	supply current read	f <sub>SCL</sub> = 100 kHz				
		$V_{DD} = 2.5 V$	-	-	60	μΑ
		$V_{DD} = 6 V$	-	-	200	μΑ
$I_{DDW}$	supply current E/W	f <sub>SCL</sub> = 100 kHz				
		$V_{DD} = 2.5 V$	-	-	0.6	mA
		$V_{DD} = 6 V$	-	-	2.0	mA
I <sub>DD(stb)</sub>	standby supply current	V <sub>DD</sub> = 2.5 V	-	-	3.5	μΑ
		V <sub>DD</sub> = 6 V	-	-	10	μΑ

# 4. Ordering information

**Table 2: Ordering information** 

Type number	Package								
	Name	Description	Version						
PCF8582C-2P/03	DIP8	plastic dual in-line package; 8 leads (300 mil)	SOT97-1						
PCF8582C-2T/03	SO8	plastic small outline package 8 leads (straight); body width 3.9 mm	SOT96-1						

## 4.1 Ordering options

**Table 3: Ordering options** 

Type number	Topside mark
PCF8582C-2P/03	PCF8582C-2
PCF8582C-2T/03	8582C-2

256  $\times$  8-bit CMOS EEPROM with I²C-bus interface

## PCF8582C-2 SCL INPUT FILTER I<sup>2</sup>C-BUS CONTROL LOGIC SDA **◆** 占 ADDRESS HIGH REGISTER DIVIDER **BYTE** SEQUENCER COUNTER ( ÷ 128) <sup>2</sup> 3 **BYTE** ADDRESS POINTER ADDRESS SWITCH SHIFT REGISTER EE LATCH (8 bytes) **EEPROM** CONTROL A2 . TIMER 2 → PTC Α1 TEST MODE DECODER $( \div 16)$ Α0 $V_{DD}$ **OSCILLATOR** POWER-ON-RESET 002aaa090 Vss

Fig 1. Block diagram.

Product data 9397 750 12029


Rev. 03 —

06 October 2003

256 × 8-bit CMOS EEPROM with I2C-bus interface

# 6. Pinning information

# 6.1 Pinning



# 6.2 Pin description

Table 4: Pin description

Symbol	Pin	Description
A0	1	address input 0
A1	2	address input 1
A2	3	address input 2
V <sub>SS</sub>	4	negative supply voltage
SDA	5	serial data input/output (I <sup>2</sup> C-bus)
SCL	6	serial clock input (I <sup>2</sup> C-bus)
PTC	7	programming time control output
$V_{DD}$	8	positive supply voltage

# 7. Device addressing

Table 5: Device address code

Selection		Device	code		С	R/W		
Bit	b7 <sup>[1]</sup>	b7 <sup>[1]</sup> b6 b5 b4				b2	b1	b0
Device	1	0	1	0	A2	A1	A0	R/W


<sup>[1]</sup> The Most Significant Bit (MSB) 'b7' is sent first.

## A2, A1, A0 are hardware selectable pins.

A system could have up to eight PCF8582C-2 devices on the same I<sup>2</sup>C-bus, equivalent to a 16 kbit EEPROM or 8 pages of 256 bytes of memory.

The eight addresses are defined by the state of the A0, A1, A2 inputs (logic level '1' when connected to  $V_{DD}$ , logic level '0' when connected to GND). Figure 3 shows the various address combinations.

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface



### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

# 8. Functional description

## 8.1 I<sup>2</sup>C-bus protocol

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The serial bus consists of two bidirectional lines; one for data signals (SDA), and one for clock signals (SCL).

Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

#### 8.1.1 Bus conditions

The following bus conditions have been defined:

Bus not busy — Both data and clock lines remain HIGH.

**Start data transfer** — A change in the state of the data line, from HIGH-to-LOW, while the clock is HIGH, defines the START condition.

**Stop data transfer** — A change in the state of the data line, from LOW-to-HIGH, while the clock is HIGH, defines the STOP condition.

**Data valid** — The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

### 8.1.2 Data transfer

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes, transferred between the START and STOP conditions is limited to 7 bytes in the E/W mode and 8 bytes in the Page E/W mode.

Data transfer is unlimited in the read mode. The information is transmitted in bytes and each receiver acknowledges with a ninth bit.

Within the I<sup>2</sup>C-bus specifications, a high-speed mode (100 kHz clock rate) and a fast speed mode (400 kHz clock rate) are defined. The PCF8582C-2 operates in only the high-speed mode.

By definition, a device that sends a signal is called a 'transmitter', and the device which receives the signal is called a 'receiver'. The device which controls the signal is called the 'master'. The devices that are controlled by the master are called 'slaves'.

Each byte is followed by one acknowledge bit. This acknowledge bit is a HIGH level, put on the bus by the transmitter. The master generates an extra acknowledge related clock pulse. The slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte.

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface


The master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse.

Set-up and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master generation of the STOP condition.

### 8.1.3 Device addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCF8582C-2 is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable pins and they must be connected to either  $V_{DD}$  or  $V_{SS}$ .



The last bit of the slave address defines the operation to be performed. When set to logic 1, a read operation is selected, while a logic 0 selects a write operation.


### 8.1.4 Write operations

Byte/word write: For a write operation, the PCF8582C-2 requires a second address field. This address field is a word address providing access to the 256 words of memory. Upon receipt of the word address, the PCF8582C-2 responds with an acknowledge and awaits the next eight bits of data, again responding with an acknowledge. Word address is automatically incremented. The master can now terminate the transfer by generating a STOP condition or transmit up to six more bytes of data and then terminate by generating a STOP condition.

After this STOP condition, the E/W cycle starts and the bus is free for another transmission. Its duration is 10 ms per byte.


During the E/W cycle the slave receiver does not send an acknowledge bit if addressed via the I<sup>2</sup>C-bus.

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface



Page write: The PCF8582C-2 is capable of an eight-byte page write operation. It is initiated in the same manner as the byte write operation. The master can transit eight data bytes within one transmission. After receipt of each byte, the PCF8582C-2 will respond with an acknowledge. The typical E/W time in this mode is  $9 \times 3.5 \text{ ms} = 31.5 \text{ ms}$ . Erasing a block of 8 bytes in page mode takes typical 3.5 ms and sequential writing of these 8 bytes another typical 28 ms.

After the receipt of each data byte, the three low-order bits of the word address are internally incremented. The high-order five bits of the address remain unchanged. The slave acknowledges the reception of each data byte with an ACK. The I<sup>2</sup>C-bus data transfer is terminated by the master after the 8th byte with a STOP condition. If the master transmits more than eight bytes prior to generating the STOP condition, no acknowledge will be given on the ninth (and following) data bytes and the whole transmission will be ignored and no programming will be done. As in the byte write operation, all inputs are disabled until completion of the internal write cycles.




### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface


### 8.1.5 Read operations

Read operations are initiated in the same manner as write operations with the exception that the LSB of the slave address is set to logic 1.

There are three basic read operations: current address read, random read, and sequential read.

**Remark:** The lower 8 bits of the word address are incremented after each transmission of a data byte (read or write). The MSB of the word address, which is defined in the slave address, is not changed when the word address count overflows. Thus, the word address overflows from 255 to 0, and from 511 to 256.





sequential read.

## 256 $\times$ 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

# 9. Limiting values

**Table 6: Limiting values** 

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.3	+6.5	V
V <sub>i</sub>	input voltage on any input pin	$ Z_i  > 500 \ \Omega$	$V_{SS} - 0.8$	+6.5	V
l <sub>i</sub>	input current on any input pin		-	1	mA
Io	output current		-	10	mA
T <sub>stg</sub>	storage temperature		<b>–</b> 65	+150	°C
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C

# 10. Characteristics

### **Table 7: Characteristics**

 $V_{DD}$  = 2.5 to 6.0 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supplies						
$V_{DD}$	supply voltage		2.5	-	6.0	V
I <sub>DDR</sub>	supply current read	$f_{SCL} = 100 \text{ kHz}$				
		$V_{DD} = 2.5 \text{ V}$	-	-	60	μΑ
		$V_{DD} = 6.0 \text{ V}$	-	-	200	μΑ
I <sub>DDW</sub>	supply current E/W	$f_{SCL} = 100 \text{ kHz}$				
		$V_{DD} = 2.5 \text{ V}$	-	-	0.6	mA
		$V_{DD} = 6.0 \text{ V}$	-	-	2.0	mA
I <sub>DD(stb)</sub>	standby supply current	$V_{DD} = 2.5 \text{ V}$	-	-	3.5	μΑ
		$V_{DD} = 6.0 \text{ V}$	-	-	10	μΑ
PTC outpu	t (pin 7)					
V <sub>IL</sub>	LOW level input voltage		-0.8	-	0.1V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		$0.9V_{DD}$	-	$V_{DD} + 0.8$	V
SCL input	(pin 6)					
V <sub>IL</sub>	LOW level input voltage		-0.8	-	$0.3V_{DD}$	V
V <sub>IH</sub>	HIGH level input voltage		$0.7V_{DD}$	-	+6.5	V
ILI	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-	-	±1	μΑ
f <sub>SCL</sub>	clock input frequency		0	-	100	kHz
Ci	input capacitance	$V_I = V_{SS}$	-	-	7	pF

### 256 × 8-bit CMOS EEPROM with I2C-bus interface

Table 7: Characteristics...continued

 $V_{DD}$  = 2.5 to 6.0 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
SDA input	SDA input/output (pin 5)								
$V_{IL}$	LOW level input voltage		-0.8	-	$0.3V_{DD}$	V			
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	-	+6.5	V			
$V_{OL}$	LOW level output voltage	$I_{OL} = 3 \text{ mA}; V_{DD(min)}$	-	-	0.4	V			
$I_{LO}$	output leakage current	$V_{OH} = V_{DD}$	-	-	1	μΑ			
Ci	input capacitance	$V_I = V_{SS}$	-	-	7	pF			
Data reten	tion time								
$t_S$	data retention time	$T_{amb} = 55  ^{\circ}C$	10	_	_	years			

# 11. I<sup>2</sup>C-bus characteristics


#### Table 8: I<sup>2</sup>C-bus characteristics

All of the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing from  $V_{SS}$  to  $V_{DD}$ ; see Figure 9.

Symbol	Parameter	Conditions		Min	Max	Unit
f <sub>SCL</sub>	clock frequency			0	100	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	μs
t <sub>HD;STA</sub>	START condition hold time after which first clock pulse is generated			4.0	-	μs
$t_{LOW}$	LOW level clock period			4.7	_	μs
t <sub>HIGH</sub>	HIGH level clock period			4.0	_	μs
t <sub>SU;STA</sub>	set-up time for START condition	repeated start		4.7	-	μs
t <sub>HD;DAT</sub>	data hold time					
	for bus compatible masters			5	-	μs
	for bus devices		[1]	0	_	ns
t <sub>SU;DAT</sub>	data set-up time			250	_	ns
t <sub>r</sub>	SDA and SCL rise time			_	1	μs
t <sub>f</sub>	SDA and SCL fall time			_	300	ns
t <sub>SU;STO</sub>	set-up time for STOP condition			4.0	_	μs

<sup>[1]</sup> The hold time required (not greater than 300 ns) to bridge the undefined region of the falling edge of SCL must be internally provided by a transmitter.

## 256 $\times$ 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface




# 12. Write cycle limits

Table 9: Write cycle limits


Selection of the chip address is achieved by connecting the A0, A1 and A2 inputs to either  $V_{SS}$  or  $V_{DD}$ .


Symbol	Parameter	Conditions	Conditions Min			
E/W cycle t	iming					
t <sub>E/W</sub>	E/W cycle time	internal oscillator	_	7	_	ms
		external clock	4	_	10	ms
Endurance						
$N_{\text{E/W}}$	E/W cycle per byte	$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$	100000	_	_	cycles
		T <sub>amb</sub> = 22 °C		1000000	_	cycles


# 13. External clock timing



### 256 × 8-bit CMOS EEPROM with I2C-bus interface








- (1) If an external clock is chosen, this information is latched internally by setting pin 7 (PTC) LOW after transmission of the eighth bits of the word address (negative edge of SCL). Thus the state of pin 7 may be previously undefined. Leaving pin 7 LOW causes a higher standby current.
- (2) 1-byte programming.
- (3) 2-byte programming.
- (4) One page (8 bytes) programming.

Fig 13. External clock.

# 14. Package outline

## DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



0 5 10 mm scale

### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.02	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

#### Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
SOT97-1	050G01	MO-001	SC-504-8			<del>99-12-27</del> 03-02-13	

Fig 14. DIP8 package outline (SOT97-1).

### SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



### Notes

- 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT96-1	076E03	MS-012				<del>99-12-27</del> 03-02-18

Fig 15. SO8 package outline (SOT96-1).

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

# 15. Soldering

## 15.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended. In these situations reflow soldering is recommended.

## 15.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 270  $^{\circ}$ C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 220 °C (SnPb process) or below 245 °C (Pb-free process)
  - for all BGA and SSOP-T packages
  - for packages with a thickness ≥ 2.5 mm
  - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm<sup>3</sup> so called thick/large packages.
- below 235 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm<sup>3</sup> so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

### 15.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

 Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## 15.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# 15.5 Package related soldering information

Table 10: Suitability of surface mount IC packages for wave and reflow soldering methods

Package <sup>[1]</sup>	Soldering method		
	Wave	Reflow <sup>[2]</sup>	
BGA, LBGA, LFBGA, SQFP, SSOP-T <sup>[3]</sup> , TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[4]</sup>	suitable	
PLCC <sup>[5]</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended[5][6]	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended[7]	suitable	
PMFP <sup>[8]</sup>	not suitable	not suitable	

<sup>[1]</sup> For more detailed information on the BGA packages refer to the (*LF*)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

<sup>[2]</sup> All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

### 256 × 8-bit CMOS EEPROM with I2C-bus interface

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C  $\pm$  10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Hot bar soldering or manual soldering is suitable for PMFP packages.

# 16. Revision history

### Table 11: Revision history

Rev	Date	CPCN	Description
03	20031006	-	Product data (9397 750 12029). ECN 853-2338 30407 dated 02 October 2003.
			Modifications:
			<ul> <li>Change ESD machine model (MM) value from 200 V to 150 V (in Section 2 "Features").</li> </ul>
			Table 2 "Ordering information" on page 2:
			<ul> <li>Adjust 'Type number' to include '/03'</li> </ul>
			- Remove 'North America' column
			<ul> <li>Add Table 3 "Ordering options" on page 2 (Topside mark).</li> </ul>
02	20020509	-	Product data; second version (0397 750 08536). Supersedes data in data sheet <i>PCF85xxC-2 family</i> dated 1997 Feb 13 (9397 750 01773). Engineering Change Notice 853-2338 28170 dated 09 May 2002.
01	19970213	-	Product data; initial version (as PCF85xxC-2 family, 9397 750 01773).

### 256 × 8-bit CMOS EEPROM with I2C-bus interface

## 17. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### 18. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 19. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 20. Licenses

### Purchase of Philips I<sup>2</sup>C components



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# **Contact information**

For additional information, please visit <a href="http://www.semiconductors.philips.com">http://www.semiconductors.philips.com</a>.
For sales office addresses, send e-mail to: <a href="mailto:sales.addresses@www.semiconductors.philips.com">sales.addresses@www.semiconductors.philips.com</a>.

Fax: +31 40 27 24825

### 256 × 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

## **Contents**

1	Description 1
2	Features
3	Quick reference data
4	Ordering information
4.1	Ordering options
5	Block diagram 3
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Device addressing
8	Functional description 6
8.1	I <sup>2</sup> C-bus protocol 6
8.1.1	Bus conditions 6
8.1.2	Data transfer 6
8.1.3	Device addressing
8.1.4	Write operations
8.1.5	Read operations
9	Limiting values
10	Characteristics
11	I <sup>2</sup> C-bus characteristics
12	Write cycle limits
13	External clock timing 12
14	Package outline 14
15	Soldering 16
15.1	Introduction to soldering surface mount
	packages
15.2	Reflow soldering
15.3	Wave soldering
15.4	Manual soldering 17
15.5	Package related soldering information 17
16	Revision history
17	Data sheet status
18	<b>Definitions</b>
19	Disclaimers
20	Licenses 10

# © Koninklijke Philips Electronics N.V. 2003. Printed in the U.S.A.

Date of release: 06 October 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



